348 lines
11 KiB
C
348 lines
11 KiB
C
|
//*********************************************************************************//
|
||
|
|
// Module name : csfr.h //
|
||
|
|
// Description : q32DSP core sfr define //
|
||
|
|
// By Designer : zequan_liu //
|
||
|
|
// Dat changed : //
|
||
|
|
//*********************************************************************************//
|
||
|
|
|
||
|
|
#ifndef __Q32DSP_CSFR__
|
||
|
|
#define __Q32DSP_CSFR__
|
||
|
|
|
||
|
|
#define __RW volatile // read write
|
||
|
|
#define __RO volatile const // only read
|
||
|
|
#define __WO volatile // only write
|
||
|
|
|
||
|
|
#define __u8 unsigned int // u8 to u32 special for struct
|
||
|
|
#define __u16 unsigned int // u16 to u32 special for struct
|
||
|
|
#define __u32 unsigned int
|
||
|
|
|
||
|
|
//*********************************************************************************
|
||
|
|
//
|
||
|
|
// hcore_sfr
|
||
|
|
//
|
||
|
|
//*********************************************************************************
|
||
|
|
|
||
|
|
#define csfr_base 0x1b0000
|
||
|
|
|
||
|
|
//............. 0x0000 - 0x00ff............
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON0;
|
||
|
|
__RW __u32 CON1;
|
||
|
|
} JL_CMNG_TypeDef;
|
||
|
|
|
||
|
|
#define JL_CMNG_BASE (csfr_base + map_adr(0x00, 0x00))
|
||
|
|
#define JL_CMNG ((JL_CMNG_TypeDef *)JL_CMNG_BASE)
|
||
|
|
|
||
|
|
//............. 0x0100 - 0x01ff............
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON;
|
||
|
|
__RW __u32 KEY;
|
||
|
|
} JL_SDTAP_TypeDef;
|
||
|
|
|
||
|
|
#define JL_SDTAP_BASE (csfr_base + map_adr(0x01, 0x00))
|
||
|
|
#define JL_SDTAP ((JL_SDTAP_TypeDef *)JL_SDTAP_BASE)
|
||
|
|
|
||
|
|
//............. 0x0200 - 0x02ff............
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 WREN;
|
||
|
|
__RW __u32 CON0;
|
||
|
|
__RW __u32 CON1;
|
||
|
|
__RW __u32 CON2;
|
||
|
|
__RW __u32 CON3;
|
||
|
|
__RW __u32 MSG0;
|
||
|
|
__RW __u32 MSG1;
|
||
|
|
__RW __u32 MSG2;
|
||
|
|
__RW __u32 MSG3;
|
||
|
|
__RO __u32 ID;
|
||
|
|
} JL_CEMU_TypeDef;
|
||
|
|
|
||
|
|
#define JL_CEMU_BASE (csfr_base + map_adr(0x02, 0x00))
|
||
|
|
#define JL_CEMU ((JL_CEMU_TypeDef *)JL_CEMU_BASE)
|
||
|
|
|
||
|
|
//............. 0x0300 - 0x03ff............
|
||
|
|
#define MPU_INV (1<<31)
|
||
|
|
#define MPU_PWEN (1<<16)
|
||
|
|
#define MPU_PREN (1<<8)
|
||
|
|
#define MPU_PEN (MPU_PWEN | MPU_PREN)
|
||
|
|
#define MPU_XEN (1<<2)
|
||
|
|
#define MPU_WEN (1<<1)
|
||
|
|
#define MPU_REN (1<<0)
|
||
|
|
|
||
|
|
#define MPU_IDx_cfg(n, id) (id<<(n*8))
|
||
|
|
#define MPU_IDx_pen(n, pr, pw) ((pr<<(9+n)) | (pw<<(17+n)))
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON[15]; // only 0-3 used
|
||
|
|
__RO __u32 REV0;
|
||
|
|
__RW __u32 CID[15]; // only 0-3 used
|
||
|
|
__RO __u32 REV1;
|
||
|
|
__RW __u32 BEG[15]; // only 0-3 used
|
||
|
|
__RO __u32 REV2;
|
||
|
|
__RW __u32 END[15]; // only 0-3 used
|
||
|
|
__RW __u32 WREN;
|
||
|
|
} JL_MPU_TypeDef;
|
||
|
|
|
||
|
|
#define JL_MPU_BASE (csfr_base + map_adr(0x03, 0x00))
|
||
|
|
#define JL_MPU ((JL_MPU_TypeDef *)JL_MPU_BASE)
|
||
|
|
|
||
|
|
//............. 0x0400 - 0x04ff............
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON;
|
||
|
|
__RW __u32 TLB1_BEG;
|
||
|
|
__RW __u32 TLB1_END;
|
||
|
|
} JL_MMU_TypeDef;
|
||
|
|
|
||
|
|
#define JL_MMU_BASE (csfr_base + map_adr(0x04, 0x00))
|
||
|
|
#define JL_MMU ((JL_MMU_TypeDef *)JL_MMU_BASE)
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
short page: 13;
|
||
|
|
short vld: 1;
|
||
|
|
short reserved: 2;
|
||
|
|
} JL_MMU_TLB1_TypeDef;
|
||
|
|
|
||
|
|
#define JL_MMU_TLB1 ((JL_MMU_TLB1_TypeDef *)(JL_MMU->TLB1_BEG))
|
||
|
|
|
||
|
|
//............. 0x0500 - 0x05ff............
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON;
|
||
|
|
__RW __u32 EMU_CON;
|
||
|
|
__RW __u32 EMU_MSG;
|
||
|
|
__RW __u32 EMU_ID;
|
||
|
|
__RW __u32 CMD_CON;
|
||
|
|
__RW __u32 CMD_BEG;
|
||
|
|
__RW __u32 CMD_END;
|
||
|
|
__RW __u32 CNT_RACK;
|
||
|
|
__RW __u32 CNT_UNACK;
|
||
|
|
} JL_DCU_TypeDef;
|
||
|
|
|
||
|
|
#define JL_DCU_BASE (csfr_base + map_adr(0x05, 0x00))
|
||
|
|
#define JL_DCU ((JL_DCU_TypeDef*)JL_DCU_BASE)
|
||
|
|
|
||
|
|
//*********************************************************************************
|
||
|
|
//
|
||
|
|
// q32DSP_sfr
|
||
|
|
//
|
||
|
|
//*********************************************************************************
|
||
|
|
|
||
|
|
//---------------------------------------------//
|
||
|
|
// q32DSP define
|
||
|
|
//---------------------------------------------//
|
||
|
|
|
||
|
|
#define q32DSP_sfr_offset 0x000800
|
||
|
|
#define q32DSP_sfr_base (csfr_base + 0xe000)
|
||
|
|
|
||
|
|
#define q32DSP_cpu_base (q32DSP_sfr_base + 0x0000)
|
||
|
|
#define q32DSP_icu_base (q32DSP_sfr_base + 0x0400)
|
||
|
|
|
||
|
|
#define q32DSP(n) ((JL_TypeDef_q32DSP *)(q32DSP_sfr_base + q32DSP_sfr_offset*n))
|
||
|
|
#define q32DSP_icu(n) ((JL_TypeDef_q32DSP_ICU *)(q32DSP_icu_base + q32DSP_sfr_offset*n))
|
||
|
|
|
||
|
|
//---------------------------------------------//
|
||
|
|
// q32DSP core sfr
|
||
|
|
//---------------------------------------------//
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
/* 00 */ __RO __u32 DR00;
|
||
|
|
/* 01 */ __RO __u32 DR01;
|
||
|
|
/* 02 */ __RO __u32 DR02;
|
||
|
|
/* 03 */ __RO __u32 DR03;
|
||
|
|
/* 04 */ __RO __u32 DR04;
|
||
|
|
/* 05 */ __RO __u32 DR05;
|
||
|
|
/* 06 */ __RO __u32 DR06;
|
||
|
|
/* 07 */ __RO __u32 DR07;
|
||
|
|
/* 08 */ __RO __u32 DR08;
|
||
|
|
/* 09 */ __RO __u32 DR09;
|
||
|
|
/* 0a */ __RO __u32 DR10;
|
||
|
|
/* 0b */ __RO __u32 DR11;
|
||
|
|
/* 0c */ __RO __u32 DR12;
|
||
|
|
/* 0d */ __RO __u32 DR13;
|
||
|
|
/* 0e */ __RO __u32 DR14;
|
||
|
|
/* 0f */ __RO __u32 DR15;
|
||
|
|
|
||
|
|
/* 10 */ __RO __u32 RETI;
|
||
|
|
/* 11 */ __RO __u32 RETE;
|
||
|
|
/* 12 */ __RO __u32 RETX;
|
||
|
|
/* 13 */ __RO __u32 RETS;
|
||
|
|
/* 14 */ __RO __u32 SR04;
|
||
|
|
/* 15 */ __RO __u32 PSR;
|
||
|
|
/* 16 */ __RO __u32 CNUM;
|
||
|
|
/* 17 */ __RO __u32 SR07;
|
||
|
|
/* 18 */ __RO __u32 SR08;
|
||
|
|
/* 19 */ __RO __u32 SR09;
|
||
|
|
/* 1a */ __RO __u32 SR10;
|
||
|
|
/* 1b */ __RO __u32 ICFG;
|
||
|
|
/* 1c */ __RO __u32 USP;
|
||
|
|
/* 1d */ __RO __u32 SSP;
|
||
|
|
/* 1e */ __RO __u32 SP;
|
||
|
|
/* 1f */ __RO __u32 PCRS;
|
||
|
|
|
||
|
|
/* 20 */ __RW __u32 BPCON;
|
||
|
|
/* 21 */ __RW __u32 BSP;
|
||
|
|
/* 22 */ __RW __u32 BP0;
|
||
|
|
/* 23 */ __RW __u32 BP1;
|
||
|
|
/* 24 */ __RW __u32 BP2;
|
||
|
|
/* 25 */ __RW __u32 BP3;
|
||
|
|
/* 26 */ __WO __u32 CMD_PAUSE;
|
||
|
|
/* 27 */ __RW __u32 BP4;
|
||
|
|
/* 28 */ __RW __u32 BP5;
|
||
|
|
/* 29 */ __RW __u32 BP6;
|
||
|
|
/* 2a */ __RW __u32 BP7;
|
||
|
|
/* */ __RO __u32 REV2a[0x30 - 0x2a - 1];
|
||
|
|
|
||
|
|
/* 30 */ __RW __u32 PMU_CON;
|
||
|
|
/* */ __RO __u32 REV30[0x3b - 0x30 - 1];
|
||
|
|
/* 3b */ __RW __u8 TTMR_CON;
|
||
|
|
/* 3c */ __RW __u32 TTMR_CNT;
|
||
|
|
/* 3d */ __RW __u32 TTMR_PRD;
|
||
|
|
/* 3e */ __RW __u32 BANK_CON;
|
||
|
|
/* 3f */ __RW __u32 BANK_NUM;
|
||
|
|
|
||
|
|
/* 40 */ __RW __u32 ICFG00;
|
||
|
|
/* 41 */ __RW __u32 ICFG01;
|
||
|
|
/* 42 */ __RW __u32 ICFG02;
|
||
|
|
/* 43 */ __RW __u32 ICFG03;
|
||
|
|
/* 44 */ __RW __u32 ICFG04;
|
||
|
|
/* 45 */ __RW __u32 ICFG05;
|
||
|
|
/* 46 */ __RW __u32 ICFG06;
|
||
|
|
/* 47 */ __RW __u32 ICFG07;
|
||
|
|
/* 48 */ __RW __u32 ICFG08;
|
||
|
|
/* 49 */ __RW __u32 ICFG09;
|
||
|
|
/* 4a */ __RW __u32 ICFG10;
|
||
|
|
/* 4b */ __RW __u32 ICFG11;
|
||
|
|
/* 4c */ __RW __u32 ICFG12;
|
||
|
|
/* 4d */ __RW __u32 ICFG13;
|
||
|
|
/* 4e */ __RW __u32 ICFG14;
|
||
|
|
/* 4f */ __RW __u32 ICFG15;
|
||
|
|
|
||
|
|
/* 50 */ __RW __u32 ICFG16;
|
||
|
|
/* 51 */ __RW __u32 ICFG17;
|
||
|
|
/* 52 */ __RW __u32 ICFG18;
|
||
|
|
/* 53 */ __RW __u32 ICFG19;
|
||
|
|
/* 54 */ __RW __u32 ICFG20;
|
||
|
|
/* 55 */ __RW __u32 ICFG21;
|
||
|
|
/* 56 */ __RW __u32 ICFG22;
|
||
|
|
/* 57 */ __RW __u32 ICFG23;
|
||
|
|
/* 58 */ __RW __u32 ICFG24;
|
||
|
|
/* 59 */ __RW __u32 ICFG25;
|
||
|
|
/* 5a */ __RW __u32 ICFG26;
|
||
|
|
/* 5b */ __RW __u32 ICFG27;
|
||
|
|
/* 5c */ __RW __u32 ICFG28;
|
||
|
|
/* 5d */ __RW __u32 ICFG29;
|
||
|
|
/* 5e */ __RW __u32 ICFG30;
|
||
|
|
/* 5f */ __RW __u32 ICFG31;
|
||
|
|
|
||
|
|
/* 60 */ __RO __u32 IPND0;
|
||
|
|
/* 61 */ __RO __u32 IPND1;
|
||
|
|
/* 62 */ __RO __u32 IPND2;
|
||
|
|
/* 63 */ __RO __u32 IPND3;
|
||
|
|
/* 64 */ __RO __u32 IPND4;
|
||
|
|
/* 65 */ __RO __u32 IPND5;
|
||
|
|
/* 66 */ __RO __u32 IPND6;
|
||
|
|
/* 67 */ __RO __u32 IPND7;
|
||
|
|
/* 68 */ __WO __u32 ILAT_SET;
|
||
|
|
/* 69 */ __WO __u32 ILAT_CLR;
|
||
|
|
/* 6a */ __RW __u32 IPMASK;
|
||
|
|
/* 6b */ __RW __u32 GIEMASK;
|
||
|
|
/* 6c */ __RW __u32 IWKUP_NUM;
|
||
|
|
/* */ __RO __u32 REV6a[0x70 - 0x6c - 1];
|
||
|
|
|
||
|
|
/* 70 */ __RW __u32 ETM_CON;
|
||
|
|
/* 71 */ __RO __u32 ETM_PC0;
|
||
|
|
/* 72 */ __RO __u32 ETM_PC1;
|
||
|
|
/* 73 */ __RO __u32 ETM_PC2;
|
||
|
|
/* 74 */ __RO __u32 ETM_PC3;
|
||
|
|
/* 75 */ __RW __u32 WP0_ADRH;
|
||
|
|
/* 76 */ __RW __u32 WP0_ADRL;
|
||
|
|
/* 77 */ __RW __u32 WP0_DATH;
|
||
|
|
/* 78 */ __RW __u32 WP0_DATL;
|
||
|
|
/* 79 */ __RW __u32 WP0_PC;
|
||
|
|
/* */ __RO __u32 REV79[0x80 - 0x79 - 1];
|
||
|
|
|
||
|
|
/* 80 */ __RW __u32 EMU_CON;
|
||
|
|
/* 81 */ __RW __u32 EMU_MSG;
|
||
|
|
/* 82 */ __RW __u32 EMU_SSP_H;
|
||
|
|
/* 83 */ __RW __u32 EMU_SSP_L;
|
||
|
|
/* 84 */ __RW __u32 EMU_USP_H;
|
||
|
|
/* 85 */ __RW __u32 EMU_USP_L;
|
||
|
|
/* 86 */ __RW __u32 LIM_PC0_H;
|
||
|
|
/* 87 */ __RW __u32 LIM_PC0_L;
|
||
|
|
/* 88 */ __RW __u32 LIM_PC1_H;
|
||
|
|
/* 89 */ __RW __u32 LIM_PC1_L;
|
||
|
|
/* 8a */ __RW __u32 LIM_PC2_H;
|
||
|
|
/* 8b */ __RW __u32 LIM_PC2_L;
|
||
|
|
/* */ __RO __u32 REV8b[0x90 - 0x8b - 1];
|
||
|
|
|
||
|
|
/* 90 */ __RW __u32 ESU_CON;
|
||
|
|
/* 91 */ __RO __u32 CNT_CHIT;
|
||
|
|
/* 92 */ __RO __u32 CNT_CMIS;
|
||
|
|
/* 93 */ __RO __u32 CNT_FILL;
|
||
|
|
/* 94 */ __RO __u32 CNT_IHIT;
|
||
|
|
/* 95 */ __RO __u32 CNT_IMIS;
|
||
|
|
/* 96 */ __RO __u32 CNT_RHIT;
|
||
|
|
/* 97 */ __RO __u32 CNT_RMIS;
|
||
|
|
/* 98 */ __RO __u32 CNT_WHIT;
|
||
|
|
/* 99 */ __RO __u32 CNT_WMIS;
|
||
|
|
} JL_TypeDef_q32DSP;
|
||
|
|
|
||
|
|
//---------------------------------------------//
|
||
|
|
// q32DSP icache sfr
|
||
|
|
//---------------------------------------------//
|
||
|
|
|
||
|
|
typedef struct {
|
||
|
|
__RW __u32 CON;
|
||
|
|
__RW __u32 EMU_CON;
|
||
|
|
__RW __u32 EMU_MSG;
|
||
|
|
__RW __u32 EMU_ID;
|
||
|
|
__RW __u32 CMD_CON;
|
||
|
|
__RW __u32 CMD_BEG;
|
||
|
|
__RW __u32 CMD_END;
|
||
|
|
__RW __u32 CNT_RACK;
|
||
|
|
__RW __u32 CNT_UNACK;
|
||
|
|
} JL_TypeDef_q32DSP_ICU;
|
||
|
|
|
||
|
|
#undef __RW
|
||
|
|
#undef __RO
|
||
|
|
#undef __WO
|
||
|
|
|
||
|
|
#undef __u8
|
||
|
|
#undef __u16
|
||
|
|
#undef __u32
|
||
|
|
|
||
|
|
typedef struct _CPU_REGS {
|
||
|
|
unsigned int reti;
|
||
|
|
unsigned int rets;
|
||
|
|
unsigned int psr;
|
||
|
|
unsigned int r0;
|
||
|
|
unsigned int r1;
|
||
|
|
unsigned int r2;
|
||
|
|
unsigned int r3;
|
||
|
|
unsigned int r4;
|
||
|
|
unsigned int r5;
|
||
|
|
unsigned int r6;
|
||
|
|
unsigned int r7;
|
||
|
|
unsigned int r8;
|
||
|
|
unsigned int r9;
|
||
|
|
unsigned int r10;
|
||
|
|
unsigned int r11;
|
||
|
|
unsigned int r12;
|
||
|
|
unsigned int r13;
|
||
|
|
unsigned int r14;
|
||
|
|
unsigned int r15;
|
||
|
|
} CPU_REGS;
|
||
|
|
|
||
|
|
#define TICK_CON (q32DSP(0)->TTMR_CON)
|
||
|
|
#define TICK_PRD (q32DSP(0)->TTMR_PRD)
|
||
|
|
#define TICK_CNT (q32DSP(0)->TTMR_CNT)
|
||
|
|
|
||
|
|
#define SOFT_CLEAR_PENDING (q32DSP(0)->ILAT_CLR)
|
||
|
|
|
||
|
|
#define CPU_MSG (q32DSP(0)->EMU_MSG)
|
||
|
|
#define CPU_CON (q32DSP(0)->EMU_CON)
|
||
|
|
//*********************************************************************************//
|
||
|
|
// //
|
||
|
|
// end of this module //
|
||
|
|
// //
|
||
|
|
//*********************************************************************************//
|
||
|
|
#endif
|